I. INTRODUCTION
Most systems require a voltage reference independent of the variation of power supply, process, or temperature, and a bandgap voltage reference (BGR) often serves this purpose [1] . The design of robust low-voltage and high power supply rejection ratio (PSRR) reference voltage has become more important especially in system on chip design. Bandgap (BG) reference voltage generators are known to be the most popular solution for the generation of such a precise reference voltage in CMOS integrated circuits [1] [2] [3] [4] [5] .
In this paper, the general configuration of the reference generator circuit and the utilized bias is similar to that of the voltage reference circuit proposed in [1] . In order to reduce the supply source noise at the reference voltage, a current mode regulator is used to isolate the area between the supply source and the bandgap reference circuit.
In fact, a constant voltage is created that is almost independent from the supply source V REG , as shown in Fig. 1 , and is used to supply the bandgap reference circuit. However, because the operational amplifier (OpAmp) is supplied with a voltage of V DD , and due to the inadequacy of Op-Amp PSRR, the supply source ripple is initially transmitted to Op-Amp, and then again to V REG .
This results in incomplete independence of the reference voltage generator circuit from the supply voltage variations. However, in this paper, in order to provide complete independence of the BGR circuit from the V DD variations, we used an internal regulated voltage V reg for the BG core and Op-Amp was used instead of V DD . In this article, accurate sub-1V BGR circuit is presented to achieve high PSRR, fast settling with low power dissipation for a low-dropout (LDO) regulator and current reference generator in an RF Transceiver system. Improvement in PSRR is due to a low voltage current mode circuit which works with the specified voltage headroom. This paper is organized as follows. In Section II the proposed circuit design in 0.35 µm CMOS is presented. Section III reports the performance results, followed by the conclusion in Section IV. Fig. 2 depicts the general configuration of proposed voltage reference circuit. This voltage reference must be able to completely remove the supply voltage noise at lower frequencies and maintain this ability at higher frequencies.
II. PROPOSED VOLTAGE REFERENCE
In this structure, the adjusted V reg voltage, in addition to supplying a BG reference circuit, also addresses the supply of the supplying error amplifier, which contributes to complete independence of the circuit from the supply source.
In addition, modifications have been made to the BG reference circuit configuration which, in comparison to the previous configuration, results in ease of determining the reference voltage value, and achieving zero temperature coefficient at a desirable voltage.
Performing KVL at the Op-Amp inlet circuit will result in:
Considering I d2 = I d3 , we will also have:
Additionally, at the Bias node we will have:
which demonstrates that variation of this voltage is similar to that of the reference voltage. Fig. 3 illustrates the deployment of the proposed structure. In this configuration, in order to guarantee activity of M 8 and M 11 transistors, the V Bias value is adjusted very closely to For example, V ref2 =500 mV with maximum variation of 5 mV in this design. The M s1 and M s2 transistors and the C S capacitor work together as the start-up circuit. Initially, the M s1 transistor is on and the reg node voltage (V reg ) is placed at an acceptable range; the adequate current is then generated at the M 1 , M 2 transistors, is then transmitted to the M 14 , and M s2 . The C S capacitor is recharged, and the M s1 transistor will then turn off.
The Op-Amp achieves the fast settling time of the reference voltage with a positive current feedback. These two circuits, start-up and Op-Amp, provide a fast settling time for the BGR.
III. POST-LAYOUT SIMULATION AND EXPERIMENTAL RESULTS
The Bandgap reference voltage has been fabricated as part of 4 mm×4 mm chip in the 0.35 μm 5 V CMOS process. The microphotograph of the device is shown in Fig. 4 . It occupies an area of 0.024 mm 2 . Fig. 5 depicts the simulated result of the proposed voltage reference circuit thermal behavior. As seen in the figure, the maximum deviation from reference voltage is around 8 mV, at the temperature range of -40 to 120°C. Fig. 6 shows the reference voltage and V reg variations, in response to supply voltage variation from 0 to 5 V.
As can be seen, starting from a voltage of almost 2.3 V, the reference voltage values together are an acceptable amount. The thermal variation of the V ref2 voltage is shown at Fig. 7 , which is based on the maximum variation of V ref2 being around 5 mV. In order to examine feedback loop stability, AC analysis is conducted, which is assisted by opening the feedback loop at the voltage reference circuit.
Results from this analysis are shown in Fig. 8 , showing that PM=62° (Phase Margin), UGB=12.5 MHz (Unity Gain Bandwidth), and ALG=88 dB (Loop Gain Magnitude). Also, Fig. 9 shows the Monte Carlo simulations of this operational amplifier. In order to address PSRR at the proposed voltage reference, AC analysis is conducted as shown in Fig. 10 .
The figure shows that, for V ref at frequencies up to 1 kHz, the PSRR magnitude is equal to -120 dB from the simulation result. Also, AC analysis for different circuit nodes is conducted as shown in Fig. 11 , which shows that for V reg at frequencies up to 1 kHz, the PSRR magnitude is equal to -118 dB, and for V ref2 is -123 dB.
In order to analyze the startup circuit, imposing the step input on the supply voltage, the transient response is simulated, as shown in Fig. 12, demonstrating temperature with 3.3 V supply voltage is presented in Fig.  16 . It can be seen that the PSRR is close to -118 dB at frequencies below 1 KHz, and remains greater than -55 dB up to 1 MHz. Thus, we were able to achieve the reference voltage circuit that was almost independent of temperature and V DD .
In order to draw a comparison between the proposed configuration and other voltage references, the results are summarized in Table 1 .
IV. CONCLUSIONS
In this paper, a high PSRR low-voltage circuit used to generate a 798.6 mV BG reference voltage with a maximum variation of 8.25 mV was presented. The high PSRR of the circuit is achieved by using the current mode regulator and adjusted voltage V reg , which isolates the Op-Amp and the bandgap voltage from power supply variations and noise. This, in comparison with similar previous works improves the reference voltage PSRR significantly, especially at lower frequencies. In addition, the line regulation of the proposed circuit is 7.2 µV/V at the worst case. The transient response of the BGR is less than 4 μsec, and its PSRR is -118 dB at DC frequencies. The current consumption of the BGR was set to 40 µA from a 5 V V DD at room temperature, and the current consumption can be reduced with a larger R 2 . The topology of the circuit allows it to be portable to several different CMOS processes with minimal redesign effort.
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